

(12) **EUROPEAN PATENT APPLICATION**

(21) Application number: 88105098.3

(51) Int. Cl. 4: H05B 39/08, H05B 41/392

(22) Date of filing: 29.03.88

(30) Priority: 21.04.87 US 40618

(43) Date of publication of application:
07.12.88 Bulletin 88/49

(84) Designated Contracting States:
DE FR GB IT


(71) Applicant: LUTRON ELECTRONICS CO., INC.
Suter Road Box 205
Coopersburg Pennsylvania 18036(US)

(72) Inventor: FERENC, Jonathan H.
RD 2, Box 85
Kintnersville, Pennsylvania(US)
Inventor: ROWEN, Michael J.
Box 536, Apt. 4, RD 1
Emmaus, Pennsylvania(US)
Inventor: BLONSTEIN, Steven M.
1339 S. 10th Street, 3
Allentown, Pennsylvania(US)
Inventor: NEWMAN, Robert C., Jr.
RD 2, Box 83A
Emmaus, Pennsylvania(US)

(74) Representative: Feldkamp, Rainer, Dipl.-Ing. et al
Post Office Box 920
D-8000 München 33(DE)

(54) Power control circuit with phase controlled signal input.

(57) One or more power dimmers (10, 10') have a preshaped phase controlled input signal connected to their control input (11, 11'). The preshaped phase controlled input signal is generated from the output of a master dimmer (20) having conventional phase control circuits operated from a manual or other control. A relay (42) having contacts (18) in the output circuit of the power dimmers is opened in response to the reduction of the phase controlled input signal to a value less than a given value. In an alternative embodiment, the power dimmers are replaced by an interface circuit (204, 208, 210) which produced a variable frequency, pulse width modulated or other signal.



EP 0 293 569 A2

BEST AVAILABLE COPY

POWER CONTROL CIRCUIT WITH PHASE CONTROLLED SIGNAL INPUT

BACKGROUND OF THE INVENTION

This invention relates to a novel control circuit for controlling the output power to a load such as a lamp or motor and more specifically relates to a novel phase control circuit in which the input signal is itself a phase controlled signal and in which the power control circuit is positively disconnected from the load circuit in response to the removal of an input signal from the input of the power control circuit.

The invention also relates to a novel interface circuit in which the input signal is a phase controlled signal and the outputs are 1) a variable frequency pulse width modulated variable voltage or other variable signal and 2) a switched hot output, where the outputs are used to control a high frequency dimming ballast or other power control module, with power being disconnected from the fluorescent dimming ballast via the switched hot output in response to the removal of an input signal from the input of the interface circuit.

Phase control circuits are well known and are commonly used to vary the electrical power applied to a load. For example, phase control circuits are commonly used to control the speed of a motor or the light output of a lighting load. Phase control circuits commonly employ a thyristor such as a silicon controlled rectifier or triac as the switching device. Gate turn off devices, bipolar and MOSFET transistors can also be used. Such devices are hereinafter termed "controllably conductive devices." The gate or control circuit of these devices is constructed with electrical components and operates to cause the controllably conductive device to fire or become conductive at some adjustable time after each zero crossing of the applied power, usually derived from an a-c source. Consequently, voltage is applied to the load in series with the controllably conductive device after a time delay from each zero crossing. The power applied to the load is reduced by an amount related to this phase delay. By varying the time at which voltage is applied to the load, following a zero voltage crossing, one controls the brightness of lights or the speed of a motor, or the like.

Phase control circuits commonly employ an adjustable time delay input circuit, consisting of a resistor and capacitor. The time delay input circuit is then commonly connected to a suitable breakover device such as a diac which becomes conductive when the voltage across the capacitor in the time delay input RC circuit reaches a given

value. Upon breakover of the diac, at a controlled time delay after the zero voltage crossing of the input voltage to the time delay circuit, a current is injected into the control lead of the controllably conductive device causing it to become conductive. By making the resistor in the input RC circuit adjustable, one can adjust the time (or phase angle) following a zero crossing of the input voltage that a firing signal is produced to cause the controllably conductive device to become conductive.

It is also common in phase control circuits, particularly those associated with incandescent or fluorescent light dimming, to apply numerous adjustments on the phase angle at which the controllably conductive device is fired in any half cycle. This may be done to compensate for changes in line voltage so that such changes do not affect the output of the circuit; to adjust the "high end trim" (maximum light output) and/or "low end trim" (minimum light output) of the dimmer; to turn on the dimmer (or a motor) with "soft start" in which a dimmer is progressively turned on to a given light intensity by gradually decreasing the phase angle from a maximum value over a given period of time or number of half cycles; or to provide "fade control" so that the light intensity changes at some particular rate when the dimmer control is changed from one value to another, thereby to avoid otherwise annoying rapid changes in light level.

When a large number of dimmers are provided for a dimming system, such as that of the type shown in Patent No. 4,575,660, each dimmer of the system may have a full set of signal treating or compensating components. This increases the volume required for the dimmer and further increases the cost of the system. There are also many systems in which a large number of dimmers are to be operated identically but each still requires its full set of adjustment members and controls. Consequently, it is difficult to assemble such dimmers in a small volume and they usually must be assembled in an electrical cabinet which is remote from the respective control members which are usually located conveniently in a wall box mounting. Thus, where high power dimmers, for example dimmers rated at 2,400 or 3,600 watts, are required for a lighting system, it is usually necessary to separate the control devices and the controllably conductive device since the controllably conductive device must be mounted on a relatively large heat sink. Thus, the entire assembly cannot be conveniently located in a wall box along with the manual controls, but must be remotely mounted. By contrast, the entire contents of dimmers rated at up to 2,000 watts can be mounted within a single back box

signal having a phase delayed or phase controlled shape, created by a separate phase control signal generator.

In an alternate embodiment of the present invention, a novel interface circuit is provided for a power control module such as a high frequency fluorescent dimming ballast, a mercury vapor lamp dimming system, etc.

The input of the interface circuit is connected to a remotely generated phase controlled waveform. The outputs of the interface circuit are a variable frequency pulse width modulated, variable voltage, or other variable signal as required by the input circuit of the power control module under control; and a switched hot output which either provides source voltage to or removes source voltage from the power control module depending on the phase delay of the phase controlled waveform applied to the input of the interface circuit.

As described above, the phase controlled signal waveform may be produced by using a 600W dimmer such as D-600 (previously referred to) or by using the output from one of the zones of a multizone wall box dimming system. Additionally, the switched hot output can be controlled such that the source voltage is removed from the power control module whenever the phase delay of the remotely generated phase control waveform is such that the input signal to the interface circuit is present for less than a minimum period of time in each half cycle.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic block diagram of a combined high powered dimmer and control dimmer therefor interconnected in accordance with the present invention.

Fig. 2 is a block diagram similar to Fig. 1 with the functional blocks shown in more detail.

Fig. 3 is a front elevation view of a NOVA brand dimmer product which could be employed as the control dimmer in Figs. 1 and 2.

Fig. 4 is a side view of Fig. 3.

Fig. 5 is a front elevation view of a CENTURION brand dimmer product which could be employed as the control dimmer in Figs. 1 and 2.

Fig. 6 is a side view of Fig. 5.

Fig. 7 is a circuit diagram of any of the dimmers of Figs. 3-6.

Fig. 8 shows the voltage waveform of the input voltage wave shape for the dimmers of Figs. 3-7.

Fig. 9 is a diagram of the phase controlled output wave shape produced by the dimmers of Figs. 3-7.

Fig. 10 is a detailed circuit diagram of a preferred embodiment of the circuit of the present invention which is operated from an externally generated input signal having a phase controlled wave shape.

Fig. 11 is a schematic block diagram of a combined interface circuit and control dimmer therefor interconnected in accordance with an alternative embodiment of the present invention.

Fig. 12 is a detailed circuit diagram of a circuit employing the features of the block diagram of Fig. 11.

DETAILED DESCRIPTION OF THE DRAWINGS

Referring first to Fig. 1, there is shown a block diagram of the circuit and system of the invention shown with reference to a lamp dimming structure. It will be understood that the invention is applicable to any phase control application, including motor speed control, incandescent and gas discharge lamp control and the like.

Figs 1 illustrates a "high power" dimmer 10 which can be any desired lamp dimmer structure employing a controllably conductive device, for example a triac or silicon controlled rectifiers connected in anti-parallel. The term "high power" refers to dimmers which are rated at about 2000 watts or greater and is not intended to be limiting. It is convenient to term it "high power" since the control dimmer later described may, but need not, have a lower power rating.

The high power dimmer 10 has an input circuit, which will be shown in more detail with reference to Fig. 10, for enabling the connection of a control signal having a previously shaped phase control wave shape to its control terminal 11. Dimmer 10 is connected in an a-c line which extends from a "hot" a-c terminal 14 to an output load terminal 15 sometimes termed a "dimmed hot" output terminal. An a-c neutral terminal 16 is provided which is shown, for convenience, as connected to the neutral load terminal 17. In practice, usually only the single terminal 16 is available for connection.

A relay contact 18 is connected between load terminal 15 and high power dimmer circuitry 100. As will be later described, when the input signal on the control terminal 11 is lower than some given value, the contact 18 opens, thereby positively disconnecting the load from the hot terminal 14.

Dimmer 10 can be any type of electrical dimmer and can have any power rating. By appropriate selection of the controllably conductive device included in high power dimmer circuitry 100 and its heat sink, dimmer 10 can control loads as high as 3,600 watts. Obviously, higher or lower wattage loads could also be controlled by dimmer 10.

contacts 18.

Input circuit 112 conditions the phase control signal applied at input terminal 11 as will be described in more detail later, with reference to Fig. 10.

Control dimmer 20 in Fig. 2 contains various signal shaping or signal control circuits for adjusting or modifying the phase controlled output signal generated thereby. Thus, as schematically shown in Fig. 2, high end trim circuits 45, voltage compensation circuits 46, fade control circuits 47 and soft start circuits 48 can all be contained within the control dimmer 20. Since it is a relatively low power dimmer, all of the shaping and control circuitry can be contained within the conventional back box 31 of Figs. 4 and 6.

A typical circuit for the control dimmer 20 is shown in Fig. 7. Components similar to those of the preceding figures have the same identifying numerals. Lines 32 and 33 are the main power lines with the disconnect switch 35 connected in the line 33. The circuit contains an RF filter consisting of choke 50 and capacitor 51. The main controllably conductive device of the control dimmer 20 consists of triac 52. The triac 52 has a pair of main terminals 132 and 133 and a control terminal. A control circuit is connected to the triac control terminal and contains a relatively low voltage breakover device shown as the diac 53. A time delay circuit consisting of adjustable resistor 34, a parallel connected fixed resistor 54 and capacitor 55 are provided in the usual fashion. A voltage divider consisting of resistor 56 and high voltage diac 57 couple an input voltage to the time delay circuit. Resistor 54 is selected to accomplish a desired low end trim function.

The circuit operates such that adjustable resistor 34 and capacitor 55 form a variable time delay circuit for providing a voltage across the circuit including diac 53 and the gate and main lead 133 of the triac 52. Once this voltage has risen to the breakover voltage of the diac 53, diac 53 conducts and the triac 52 fires. The time at which the firing of triac 52 occurs in any half-cycle is controlled by varying the adjustable resistor 34 which sets the amount of phase delay or firing angle of the circuit.

In accordance with the invention, the dimmed hot output lead 33 is connected to a loading resistor 60 in high power dimmer 10 as shown in Fig. 10, which is sized to dissipate power greater than the minimum wattage required by control dimmer 20. The loading resistor 60 corresponds to the control dimmer load 36 of Fig. 2. The phase controlled voltage across resistor 60 represents an externally and remotely produced phase controlled signal applied to the input of a high power phase control-operated power circuit. If the control dimmer has a constant gate drive, loading resistor 60

may be a 2 watt resistor, having a value of about 15,000 ohms. In those circumstances where the control dimmer requires a minimum load of about 35 watts or more, an electronic load may be used instead of loading resistor 60 to reduce power dissipation as is described in more detail hereinafter.

Fig. 8 shows the voltage waveform V_1 of the a-c voltage applied between terminals 14 and 16. In order to generate the desired phase controlled output signal from control dimmer 20, potentiometer 34 is set at a value to cause the triac 52 to conduct at a predetermined phase delay following a zero voltage crossing of the voltage V_1 in Fig. 8 and at times t_1 , t_2 , t_3 and t_4 in the four half-cycles shown in Fig. 8. As a result of this control, the voltage appearing across resistor 60 in high power dimmer 10 will have the phase controlled shape characteristically shown in Fig. 9. The phase controlled signal has a sharply rising waveform beginning at some time following the zero crossing of the waveform and then reducing generally sinusoidally to zero.

In accordance with the invention, a circuit such as that of Fig. 7 is employed to produce this output voltage wave shape which is applied to the control input terminal 11 of the high power dimmer 10 in Figs. 1 and 2 in order to cause it to apply an output voltage to another load with a voltage wave shape closely approximating that of the phase controlled input signal of Fig. 9.

Fig. 10 shows a preferred embodiment of the circuit for the high power dimmer 10 of the preceding figures. Components similar to those of Figs. 1 and 2 have been given the same identifying numerals.

The RF filter 40 of Fig. 2 is shown in Fig. 10 as the inductor 71 and capacitor 72. Inductor 71 may have an inductance of 50 microhenries and capacitor 72 may have a capacitance of 0.047 microfarads. A first terminal of coil 71 is connected in series with the triac 39 which may be a type MAC 223-5 triac made by Motorola semiconductors. A one ampere, 600 volt, single phase, full wave bridge rectifier 141 is connected to the neutral terminal 16, and to the first terminal of inductor 71 through the series connection of capacitor 74 (1.1 microfarads) and resistor 73 (180 ohms). A Zener diode 74a is connected across the d-c output of power supply bridge 141 and may be a 24 volt Zener diode which acts as a clamp. Resistor 73, capacitor 74, bridge 141 and Zener 74a serve the function of an RC dropping network and shunt regulator. The power supply output voltage which drives the relay coil associated with contacts 18 and the input signal sensing circuitry to be described, is smoothed into a relatively unfluctuating d-c by capacitor 75 (22 microfarads).

A diode 76 and capacitor 77 (22 microfarad) act, with capacitor 75, as a filter. Relay coil 78 which is coupled to contact 18 (a normally open contact) is in series with a power MOSFET 79 which may be an International Rectifier type IRF113 device. A protective diode 80 is connected in parallel with the coil 78. When power MOSFET 79 is turned on, current is conducted by relay coil 78 so that the normally open contact 18 will be closed.

An optocoupler 61 consists of two light emitting diodes 62 and 63 and photosensitive transistor 64. Optocoupler 61 may be of the commercial type H11AA1 manufactured by General Electric.

Light emitting diodes 62 and 63 in optocoupler 61 are connected between neutral terminal 16 and one terminal of resistor 60. The other terminal of resistor 60 being connected to input terminal 11.

The control circuit for controlling the gate to source voltage of power MOSFET 79 includes the capacitor 85 (0.1 microfarad) connected in series with the collector-emitter circuit of transistor 64 in the optocoupler 61. Resistors 86 (100K) and 87 (220K) form a voltage divider to protect the gate of the MOSFET 79 and to discharge capacitor 85 when a dimmed signal output is no longer present or is insufficient to produce a sufficient output from LEDs 62 and 63 sufficient to render transistor 64 conductive.

In operation, so long as a periodic signal appears on the input terminal 11 (in the form of a phase controlled signal), transistor 64 will be periodically turned on to enable charging of capacitor 85 from the power supply previously described. Capacitor 85 discharges between conduction periods of transistor 64 but, so long as a sufficient signal is present at which contact 18 should remain closed, capacitor 85 will generate a suitable gate voltage to maintain MOSFET 79 in conduction. So long as the MOSFET 79 conducts, the relay coil 78 is energized and the contact 18 is held closed.

When the signal applied to terminal 11 falls below a certain value, either by adjusting adjustable resistor 34 in control dimmer 20 to a very low dimmer setting or by opening switch 35 in control dimmer 20, light emitting diodes 62 and 63 no longer emit sufficient light to enable phototransistor 64 to conduct.

Capacitor 85 then discharges through resistors 87 and 86 and MOSFET 79 is gated off, deenergizing relay coil 78 and opening contacts 18, hence providing an air gap disconnection of the load from dimmer 10.

The triac 39 of Fig. 10 is provided with an input circuit which contains no adjustment members although trim parts which are not used ordinarily to adjust the circuit during its normal operation or use may be present. However, full adjustment capabil-

ity can be provided at dimmer 10, to be used alternatively to the remotely generated phase controlled signal from dimmer 20. Thus, in the preferred embodiment, the input circuit 112 is not an adjustable dimming input circuit since dimming control is obtained from the wave shape of the signal applied to input terminal 11.

The input circuit 112 consists of resistor 90 (270 ohms) and a positive temperature coefficient resistor 91 (22 ohms) which provides miswire protection, connected in series with diac 92 (type V-413) manufactured by Nippon Electric Company). Diac 92 is, in turn, connected to the gate lead 111. A capacitor 93 (0.22 microfarads) is connected as shown. Diac 92 and capacitor 93 reduce false firing of the triac 39. Note that no signal conditioning or adjustment circuitry is employed in the input circuit to triac 39 since these functions can be carried out in the conditioning the signal applied to input terminal 11 in Fig. 10.

The unit disclosed in Fig. 10 will enable a single master dimmer (the control dimmer 20 of the preceding figures) to drive more than its rated load. That is, the dimmer 20 may be rated at 600 watts while the dimmer being driven might be rated at 3,600 watts. The high power dimmer of Fig. 10 uses the dimmed hot output of the master or control dimmer as its input signal and creates a phase control voltage waveform that can be sent to additional loads on the same phase as the master dimmer or control dimmer, as was shown in Fig. 1. This then allows a single master or control dimmer to control unlimited amounts of load so long as all loads are on the same phase. This operation can be thought of as a phase control amplifier. Thus, the high power unit will exactly duplicate the phase control signal of the master or control dimmer, including all voltage or soft start compensation. Moreover, the high power unit provides an air gap switch that will open when there is no input signal and close automatically when a phase control input signal is applied to the unit.

The novel power booster arrangement of the present invention can be applied to line voltage or low voltage loads and also standard fluorescent dimming system loads by appropriate adjustments to the power circuitry of high power dimmer 10 as is well known in the art. Similarly, the novel invention can be applied to any generalized voltage control process.

An alternative embodiment of the invention is illustrated in Fig. 11. An interface circuit 200 has as its control input the phase control signal present on line 33 from control dimmer 20. The outputs from interface circuit 200 are a switched hot output 214 and a control output 216. These can be used to control a high frequency electronic dimming ballast 212 such as the HiLume OSPCU series sold by the

assignee of the present invention and described in U.S. Patent Application Serial Number 642,072, filed August 17, 1984.

Control dimmer 20 operates as described above to produce a phase controlled output on line 33 from the voltage available at "hot" a-c terminal 14.

Interface circuit 200 is connected to "hot a-c terminal 14 and "neutral" d-c terminal 16, the voltage between these two terminal providing the power source for the interface circuit. Output line 33 of control dimmer 20 is connected to an electronic load 202 within interface circuit 200. Electronic load 202 properly loads control dimmer 20 and provides a means for detecting the phase information in the phase controlled output from control dimmer 20 and electrically isolating it from the a-c line voltage so it can be utilized in the remaining circuitry of interface circuit 200. These functions are accomplished with very little power dissipation.

The isolated phase control information from electronic load 202 is supplied to "phase information to DC level circuit" 204 which converts the varying phase angle to a varying d-c voltage. This d-c voltage is the input to inverter and buffer circuit 208 and relay control circuit 206.

Inverter and buffer circuit 208 conditions the d-c voltage generated by circuit 204 as will be described in more detail below. Relay control circuit 206 detects the presence or absence of a d-c voltage at its input and closes or opens a relay, respectively. One terminal of the relay is connected to "hot" a-c terminal 14 and the other is connected to switched hot lead 214 which provides a-c voltage to dimming ballast 212.

The conditioned output from inverter and buffer circuit 208 is the input to d-c to pulse width modulated signal circuit 210. Circuit 210 produces the pulse width modulated signal required by high frequency fluorescent dimming ballast load 212 from the conditioned d-c signal input.

Hence, the phase controlled output from any dimmer can be used to control the light output of high frequency electronic dimming ballasts. This feature is particularly useful when the phase controlled output used is from one zone of a multizone wall box dimming system.

By making appropriate changes to the circuitry in interface circuit 200, the output could be a variable voltage, variable frequency or other signal as required by the power control module to be controlled.

Fig. 12 is a detailed circuit diagram of the interface circuit 200 illustrated in Fig. 11. Dimmed hot line 33 from control dimmer 20 is connected to an a-c terminal of bridge rectifier 300, the other a-c terminal of bridge rectifier 300 being connected to neutral terminal 16. Metal oxide varistor 301 pro-

vides protection against surge voltages or noise spikes which may occur on line 33.

The rectified leakage current flowing from the d-c output terminals of bridge rectifier 300 prior to the triac in control dimmer 20 being gated on, flows through resistor 304 and Zener diode 351. When the triac in control dimmer 20 is gated on, line voltage appears on line 33. FET 308 is gated on and the load current from control dimmer 20 flows through bridge rectifier 300, resistor 309, FET 308 and diode 307. Sufficient voltage is generated across resistor 309 to charge up capacitor 311 through resistor 310. Once capacitor 311 charges up to the breakover voltage of silicon bilateral switch (SBS) 312, SBS 312 begins to conduct, and a pulse of current flows through resistor 313 into LED 306A of an optocoupler and through positive temperature coefficient (PTC) resistor 303B into LED 314A of another optocoupler.

The pulse of current flowing through LED 306A causes light triggered SCR 306B to be triggered on. Load current now flows through resistor 304, a light triggered SCR 306B and LED 302A of another optocoupler. FET 308 is gated off. Since resistor 304 (18 Kohms) has a much greater value than resistor 309 (100 ohms), the value of the load current flowing is substantially reduced. Optotriac 302B is gated on due to the current flowing in LED 302A. This connects dimmed hot line 33 to hot terminal 14 through PTC resistor 303A and the triac in control dimmer 20 turns off. Resistor 305 is the gate resistor for opto SCR 306B.

PTC resistors 303A and 303B are thermally coupled together and provide miswire protection for interface circuit 200. The circuitry described above comprises electronic load 202.

The power supply for the remainder of the control circuitry is provided in a conventional manner by transformer 315, bridge rectifier 350, diode 319, resistor 320, capacitor 326 and voltage regulator 327.

Light triggered SCR 314B is gated on in response to a pulse of light from LED 314A when a pulse of current flows through LED 314A as described above. Current then flows through resistor 318. Resistor 318 is the gate resistor for light triggered SCR 314B. The voltage across resistor 318 is a rectified phase controlled sine wave with the same phase delay as the voltage on line 33.

The voltage across resistor 318 is the input to a two pole low pass filter comprised of resistors 317, 321 and 324 and capacitors 322 and 323. The output of this filter is a smoothed d-c voltage whose voltage is related to the phase delay of the voltage across resistor 318.

Resistors 328, 329, 330 and 337; variable resistor 335 and Zener diode 336, together with op amp 334, provides a gain stage with a breakpoint

in the gain, whereby the gain is reduced at higher input voltages. The smoothed d-c voltage from the previous stage is applied to the gain stage via diode 325.

Op amp 333 together with diode 332 and variable resistor 331 provides an adjustable low end trim. As described above, this could also be incorporated into control dimmer 20.

Resistors 339, 340 and 342 and op amp 341 provide an inverting stage such that a large d-c voltage results in low light levels and vice versa as required by the next stage of the control circuitry. The output from op amp 341 is applied to the d-c to pulse width modulated waveform converter which has a high voltage output. This converter utilizes the same circuitry that is used in the model NTHF-40 wall box control as sold by Lutron Electronics Co., Inc., the assignee of the present invention, and has a high voltage pulse width modulated output suitable for controlling HiLume OSPCU series high frequency fluorescent dimming ballasts.

A d-c detector and relay control circuit is provided by resistors 343, 344 and 346; variable resistor 345; op amp 352 and transistor 347. The d-c voltage across resistor 318 is applied to the positive input of op amp 352. When this voltage is a value set by variable resistor 345, the output of op amp 352 goes high biasing transistor 347 on. This causes current to flow in the relay coil of relay 348 closing the contacts of relay 348 and connecting switched hot terminal 314 to hot terminal 14. Diode 349 provides flyback protection for the coil of relay 348. When the d-c voltage detected falls below the preset value, relay 348 opens providing a positive off for the ballasts being controlled.

Interface circuit 200 has been described in connection with a circuit which produces a pulse width modulated high voltage output. However, the output could also be a varying voltage, varying frequency or other output as required by the power module to be controlled.

Although the present invention has been described in connection with a plurality of preferred embodiments thereof, many other variations and modifications will now become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

Claims

1. A phase control circuit comprising, in combination:

a controllably conductive device (39) having first and second main electrodes connectable in series with an a-c source and a load, and a control

electrode;

an input circuit (112) connected between said control electrode and one of said first and second main electrodes; and

a control signal source (20) separate from said input circuit and connected to said input circuit, said control signal source (20) generating a periodic phase controlled voltage wave shape in which each half-cycle has a sharply rising wave shape beginning at a delayed time in its respective period, and thereafter follows a generally sinusoidal shape to the end of its respective period; whereby said controllably conductive device (39) conducts to produce an output voltage wave shape across said load with a phase delay which is derived from the wave shape of said control signal source (20).

2. The combination of claim 1, wherein said input circuit contains a breakover device (82).

3. The combination of claim 1, wherein said control signal source (20) comprises a second controllably conductive device (52) having second first and second main electrodes, a second control electrode and a control circuit connected between said second control electrode and one of said second first and second main electrodes; said second, controllably conductive device (52) being connected in series with said input circuit (112).

4. The combination of claim 1, wherein said control signal source (20) is derived from said a-c voltage source.

5. The combination of claim 1, wherein said control signal source (20) is physically remote from said controllably conductive device (39).

6. The combination of claim 1, wherein said controllably conductive device (39) is a triac.

7. The combination of claim 3, which further includes manually operable control means (34) connected to said control circuit for producing a variable phase delay in each half-cycle of the voltage waveshape across said load.

8. The combination of claim 7, wherein said input circuit contains a fixed resistor/capacitor circuit (91,93).

9. The combination any of the claims 1 - 8, which further includes signal modification circuits connected to said control signal source (20) for modifying the voltage waveshape produced thereby in a predetermined manner, whereby the output voltage waveshape across said load will contain equivalent modifications.

10. The combination of any of the claims 3 - 9, which further includes a fixed resistive load (60) connected in series with said second controllably conductive device (52).

11. The combination of claim 10, wherein said fixed resistive load is a 2 watt resistor (60).

12. In combination, a high power phase controlled dimmer (10) and a low power phase controlled dimmer (20); said high power dimmer (10) having first and second main electrodes and a control electrode for controlling the output of said high power dimmer in response to an input signal applied to said control electrode; said low power dimmer (20) having first and second main electrodes and a control electrode and variable phase control circuit means (34,53,55) connected to said low power dimmer control electrode for controlling the output voltage of said low power dimmer to produce a phase controlled output voltage waveform; one of said first and second main electrodes of said low power dimmer (20) being connected to said control electrode of said high power dimmer (10), whereby the output voltage of said high power dimmer has a phase controlled output voltage waveform corresponding to that of the output voltage waveform of said low power dimmer, which provides the input signal to said control electrode of said high power dimmer.

13. The combination of claim 18, wherein said low power dimmer (20) is connected in series with a fixed resistive load (60) in said high power dimmer (10) and a source of a-c voltage.

14. The combination of claim 13, wherein said high power dimmer (10) is connected in series with a lighting load and said source of a-c voltage.

15. A dimmer for control of electrical loads, said dimmer comprising a controllably conductive device (39) having a pair of main electrodes and a control electrode; an input circuit (112) connected to said control electrode for applying an externally generated variable control signal to said control electrode for varying the output voltage from an electrical source which is applied through said dimmer to said load; a relay having a relay coil (78) and a relay contact (18), said relay contact connected in series with said pair of main electrodes; a relay control circuit (42) having an input electrode and operable in response to the application of said externally generated variable control signal to its said input electrode; said relay control circuit (42) connected to said relay coil (78), to open and close said relay contact; whereby the reduction of said externally generated variable control signal below some given value will cause the opening of said relay contact (18).

16. The dimmer of claim 15, wherein said dimmer has an input terminal (14) and an output terminal (15) which are connectable in series with a source of a-c power and an electrical load; said input terminal (14), first and second main electrodes, relay contact (18) and output terminal (15) being connected in series.

17. The dimmer of claim 15 or 16, which further includes d-c power supply circuit means (41) to provide power to said relay coil (78) and said relay control circuit (42).

18. The dimmer of claim 17 wherein said d-c power supply circuit means (41) is connected to and energized by said source of a-c power.

19. The dimmer of any of the claims 15 - 18, wherein said externally generated variable control signal is produced by an auxiliary phase controlled dimmer (20).

20. In combination, a first dimmer (212), a second phase controlled dimmer (20) and a interface circuit (200); said first dimmer having first and second main terminals and control terminals for controlling the output of said first dimmer in response to control input signals applied to said control terminals; said second dimmer (20) having first and second main terminals and a control electrode and variable phase control circuit means connected to said second dimmer control electrode for controlling the output voltage of said first and second main terminals of said second dimmer (20) to produce a phase controlled waveform; said interface circuit (200) having an input terminal, output terminals and signal conversion circuit means for converting a phase controlled input signal connected to its terminal to control signals adapted to control said first dimmer at its said output terminals; one of said first and second main electrodes of said second dimmer connected to said input terminal of said interface circuit; said output terminals of said interface circuit (200) connected to said control terminal of said first dimmer (212), whereby the output voltage waveform of said first and second main electrodes of said first dimmer has an output related to the control information contained in said phase delay signal at said output voltage of said first and second main electrodes of said second dimmer.

21. The combination of claim 20, wherein said first dimmer (212) is controlled by a pulse width modulated waveform signal; said interface circuit (200) converting said phase controlled waveform of said second dimmer (20) to a related pulse width modulated input for said first dimmer.

22. The combination of claim 20, wherein said first dimmer (212) is a high frequency fluorescent dimmer ballast.

23. The combination of claim 20, wherein said first dimmer (212) is adapted for dimming of mercury vapor lamps.

24. The combination of claim 20, wherein said first dimmer (212) is controlled by a signal having a variable voltage; said interface circuit (200) converting said phase controlled waveform of said second power dimmer (20) to a related voltage for controlling said first dimmer.

25. The combination of claim 20, wherein said first dimmer (212) is controlled by a signal having a variable frequency; said interface circuit (200) converting said phase controlled waveform of said second dimmer (20) to a related signal frequency input for said first dimmer.

26. The combination of claim 20, which further includes disconnect means (206) coupled to said first dimmer (212) and operable to effectively prevent current conduction between said first and second main terminals of said first dimmer; and operating means connected to said second dimmer (20) and becoming operable in response to a predetermined output condition of said second dimmer.

27. The combination of claim 20, which further includes electronic load means (202) in said interface circuit (200) coupled to said phase delayed signal of said second dimmer (20).

28. The combination of claim 27, wherein said electronic load (202) provides a load for said second dimmer (209) and contains phase controlled waveform, said interface circuit (200) further including d-c level generating circuit means (204) connected to said phase delay detection circuit means for generating a d-c output signal which is related to the amount of phase delay in said phase controlled waveform and circuit means for coupling a signal related to said d-c output signal to said input terminal of said first dimmer (212).

29. The combination of claim 28, which further includes signal processing means (208,210) for converting said d-c output signal having the input characteristic needed to control said first dimmer.

30. The combination of claim 28 or 29, which further includes disconnect means (206) coupled to said first dimmer (212) and operable to effectively prevent current conduction between said first and second main terminals of said first dimmer (212); and operating means for said disconnect means; said operating means connected to said interface circuit (200) and becoming operable in response to a predetermined output condition of said interface circuit.

31. The combination of claim 30, wherein said operating means for said disconnect means (206) is coupled to said d-c output signal of said phase delay detection circuit means (204).

5

10

15

20

25

30

35



40

45

50

55

11

FIG. 1**FIG. 2**




FIG. 3 FIG. 4 FIG. 5 FIG. 6




FIG. 7. PRIOR ART




FIG. 8.







FIG. 9.







**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINE(S) OR MARK(S) ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.